View ICS552-03_82170.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ICS552-03
LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)
Description
The ICS552-03 is a low skew, single input to eight output clock buffer. Four of the outputs are exact copies of the input, while the other four are divide by 2 copies of the input. It is part of ICS' Clock BlocksTM family. See the ICS553 for a 1 to 4 low skew buffer, or the ICS552-02 for a 1 to 8 low skew buffer without divide by 2. For more than 8 outputs see the MK74CBxxx BuffaloTM series of clock drivers. ICS makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.
Features
* * * * * * * * * *
Low skew outputs (50 ps maximum) Packaged in 16 pin TSSOP Low power CMOS technology Operating Voltages of 2.5 V to 5 V Output Enable pin tri-states outputs Low skew between 1X and 1/2X outputs (100 ps maximum) One bank of 4 outputs at 1X One bank of 4 outputs at 1/2X 5V tolerant input clocks Input clock multiplexer
Block Diagram
Q0 IN A 1 Q1 Q2 Q3 P0 P1 P2 P3
IN B
0
D ivid e by 2
S E LA
OE
MDS 552-03 B In tegr ated C ir cu it S yst ems
q
1
5 25 Ra ce Str eet, San Jose, C A 95 126
q
Revision 052501 tel ( 408) 2 95-9 800
q
www. i c s t. c om
ICS552-03 LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)
Pin Assignment
OE VDD Q0 Q1 Q2 Q3 GND INB 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 SELA VDD P3 P2 P1 P0 GND INA
Input Source Select
SELA
0 1
Input
INB INA
16 Pin 173 Mil (0.65mm) TSSOP
Pin Descriptions
Pin Number
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Pin Name
OE VDD Q0 Q1 Q2 Q3 GND INB INA GND P0 P1 P2 P3 VDD SELA
Pin Type
Input Power Output Output Output Output Power Input Input Power Output Output Output Output Power Input
Pin Description
Output Enable. Tri-states outputs when low.Internal Pull-up resistor Connect to +2.5 V, +3.3 V or +5.0 V. Must be the same as pin 15 Clock Output Q0 Clock Output Q1 Clock Output Q2 Clock Output Q3 Ground Clock Input B. 5 V tolerant input Clock Input A. 5 V tolerant input Ground Clock Output P0 Clock Output P1 Clock Output P2 Clock Output P3 Connect to +2.5 V, +3.3 V or +5.0 V. Must be the same as pin 2 Selects either INA or INB. Internal pull-up resistor
External Components
A minimum number of external components are required for proper operation. Decoupling capacitors of 0.01 F should be connected between VDD on pin 2 and GND on pin 7,and between VDD on pin 15 and GND on pin 10, as close to the device as possible. A 33 series terminating resistor should be used on each clock output if the trace is longer than 1 inch. To achieve the low output skews that the ICS552-03 is capable of, careful attention must be paid to board layout. Essentially, all 8 outputs must have identical terminations, identical loads, and identical trace geometries. If they do not, the output skew will be degraded. For example, using a 30 series termination on one output (with 33 on the others) will cause at least 15 ps of skew.
MDS 552-03 B Int egrat ed C ircuit Syste ms
q
2
525 R ace S tr eet, San Jose, CA 95126
q
Revision 052501 t el (40 8) 295 -9800
q
w ww. ic s t .c o m
ICS552-03 LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS552-03. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature Storage Temperature Junction Temperature Soldering Temperature 7V
Rating
-0.5 V to VDD+0.5 V 0 to +70 C -65 to +150 C 175 C 260 C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature Power Supply Voltage (measured in respect to GND)
Min.
0 +2.375
Typ.
-
Max.
+70 +5.25
Units
C V
DC Electrical Characteristics
VDD=2.5V 5%, Ambient temperature 0 to +70C, unless stated otherwise
Parameter
Operating Voltage Input High Voltage, INA, INB Input Low Voltage, INA, INB Input High Voltage, OE, SELA Input Low Voltage, OE, SELA Output High Voltage Output Low Voltage Operating Supply Current Short Circuit Current
Symbol
VDD VIH VIL VIH VIL VOH VOL IDD IOS
Conditions
Note 1 Note 1
Min.
2.375 VDD/2+0.5 2
Typ.
Max.
2.625 5.5 VDD/2-0.5 VDD 0.4
Units
V V V V V V V mA mA
IOH = -16 mA IOL = 16 mA No load, 100 MHz Each output
2.4 0.8 20 60
MDS 552-03 B Int egrat ed C ircuit Syste ms
q
3
525 R ace S tr eet, San Jose, CA 95126
q
Revision 052501 t el (40 8) 295 -9800
q
w ww. ic s t .c o m
ICS552-03 LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)
DC Electrical Characteristics (continued)
VDD=3.3V 5%, Ambient temperature 0 to +70C, unless stated otherwise
Parameter
Operating Voltage Input High Voltage, INA, INB Input Low Voltage, INA, INB Input High Voltage, OE, SELA Input Low Voltage, OE, SELA Output High Voltage Output Low Voltage Operating Supply Current Short Circuit Current
Symbol
VDD VIH VIL VIH VIL VOH VOL IDD IOS
Conditions
Note 1 Note 1
Min.
3.135 VDD/2+0.7 2
Typ.
Max.
3.465 5.5 VDD/2-0.7 VDD 0.4
Units
V V V V V V V mA mA
IOH = -25 mA IOL = 25 mA No load, 100 MHz Each output
2.4 0.8 25 80
VDD=5V 5%, Ambient temperature 0 to +70C, unless stated otherwise
Parameter
Operating Voltage Input High Voltage, INA, INB Input Low Voltage, INA, INB Input High Voltage, OE, SELA Input Low Voltage, OE, SELA Output High Voltage Output Low Voltage Operating Supply Current Short Circuit Current
Symbol
VDD VIH VIL VIH VIL VOH VOL IDD IOS
Conditions
Note 1 Note 1
Min.
4.75 VDD/2+1 2
Typ.
Max.
5.25 5.5 VDD/2-1 VDD 0.4
Units
V V V V V V V mA mA
IOH = -45 mA IOL = 45 mA No load, 100 MHz Each output
2.4 0.8 45 100
Notes: 1. Nominal switching threshold is VDD/2
AC Electrical Characteristics
VDD = 2.5V 5%, Ambient Temperature 0 to +70 C, unless stated otherwise
Parameter
Input Frequency Output Rise Time Output Fall Time Propagation Delay Output to output skew. Between any two Q outputs Output to output skew. Between any two P outputs Output to output skew. Between any P to any Q output Input A to Input B skew.
MDS 552-03 B Int egrat ed C ircuit Syste ms
q
Symbol
tOR tOF Note 1 Note 2 Note 2 Note 2 Note 3 4
Conditions
0.8 to 2.0 V, CL=15 pF 2.0 to 0.8 V, CL=15 pF Rising edges at VDD/2 Rising edges at VDD/2 Rising edges at VDD/2
Min.
0
Typ.
1.5 1.5 6.5 0 0 0 0
Max. Units
160 MHz ns ns ns 50 50 100 50 ps ps ps ps
Revision 052501
q
525 R ace S tr eet, San Jose, CA 95126
t el (40 8) 295 -9800
q
w ww. ic s t .c o m
ICS552-03 LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)
AC Electrical Characteristics (continued)
VDD = 3.3V 5%, Ambient Temperature 0 to +70 C, unless stated otherwise
Parameter
Input Frequency Output Rise Time Output Fall Time Propagation Delay Output to output skew. Between any two Q outputs Output to output skew. Between any two P outputs Output to output skew. Between any P to any Q output Input A to Input B skew tOR tOF Note 1 Note 2 Note 2 Note 2 Note 3 Rising edges at VDD/2 Rising edges at VDD/2 Rising edges at VDD/2 0.8 to 2.0 V, CL=15 pF 2.0 to 0.8 V, CL=15 pF
Symbol
Conditions
Min.
0
Typ.
1.0 1.0 5 0 0 0 0
Max. Units
200 MHz ns ns ns 50 50 100 50 ps ps ps ps
VDD = 5.0V 5%, Ambient Temperature 0 to +70 C, unless stated otherwise
Parameter
Input Frequency Output Rise Time Output Fall Time Propagation Delay Output to output skew. Between any two Q outputs Output to output skew. Between any two P outputs Output to output skew. Between any P to any Q output Input A to Input B skew Notes: 1. With rail to rail input clock 2. Between any two outputs with equal loading 3. Propagation delay matching through the part 4. Duty cycle on outputs will match incoming clock duty cycle. Consult ICS for tight duty cycle clock generators. tOR tOF Note 1 Note 2 Note 2 Note 2 Note 3 Rising edges at VDD/2 Rising edges at VDD/2 Rising edges at VDD/2 0.8 to 2.0 V, CL=15 pF 2.0 to 0.8 V, CL=15 pF
Symbol
Conditions
Min.
0
Typ.
0.7 0.7 4 0 0 0 0
Max. Units
160 MHz ns ns ns 50 50 100 50 ps ps ps ps
MDS 552-03 B Int egrat ed C ircuit Syste ms
q
5
525 R ace S tr eet, San Jose, CA 95126
q
Revision 052501 t el (40 8) 295 -9800
q
w ww. ic s t .c o m
ICS552-03 LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)
Package Outline and Package Dimensions (16 pin TSSOP, 173 Mil. Body)
Package dimensions are kept current with JEDEC Publication No. 95
Millimeters Symbol Min Max
Inches Min Max
A a b
Index Area
-0.05 0.19 0.09 4.90 4.30
1.20 0.15 0.30 0.20 5.10 4.50
-0.002 0.007 0.0035 0.193 0.169
0.047 0.006 0.012 0.008 0.201 0.177
c
E
D
H
E e H L
0.65 Basic 6.40 Basic 0.45 0.75
0.0256 Basic 0.252 Basic 0.018 0.030
Pin 1
D
a e b
c L
A
Ordering Information
Part / Order Number
ICS552G-03 ICS552G-03T
Marking (both)
ICS (top line) 552G-03 (2nd line)
Shipping packaging
Tubes Tape and Reel
Package
16 pin TSSOP 16 pin TSSOP
Temperature
0 to +70 C 0 to +70 C
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.
MDS 552-03 B Int egrat ed C ircuit Syste ms
q
6
525 R ace S tr eet, San Jose, CA 95126
q
Revision 052501 t el (40 8) 295 -9800
q
w ww. ic s t .c o m

▲Up To Search▲

Price & Availability of ICS552-03

	To Download ICS552-03 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .